

I. AMENDMENT

In the Specification:

Please amend page 16 line 29 as below:

above. After a first predetermined delay, which is between one and ten clock cycles in one embodiment, the processor **40** causes the sample-interpolator loop **54** and gain circuit **38** to enter the